I read the Sonar white paper last night. They are definitely trying to manage threads in a way that maximizes performance. However, because of bottlenecks inherent in a single math unit per chip, the gains using hyper-threading will minimal. In fact, they were so poor, I'm wondering why they even published them. What would have been more interesting, were figures in a dual CPU environment.

Mike